Showing posts with label GATE 1991. Show all posts
Showing posts with label GATE 1991. Show all posts

GATE 1991 ECE Analog Circuits (Analog Electronics) - Video Solutions

1. In figure, both transistors are identical and have a high value of β. Take the DC base emitter voltage drop as 0.7 volts and KT/q = 25 mV. The small signal low frequency voltage gain (Vo/Vi) is equal to __________

Answer: 120
Solution: https://www.youtube.com/watch?v=u_bD4jaVEY4


2. In order that the circuit of figure works properly as differentiator it should be modified to __________(draw the modified circuit)

Answer:
Solution: https://www.youtube.com/watch?v=p6HsWwYRHfQ


3. Two non-inverting amplifiers, one having a unity gain and the other having a gain of 20 are made using identical operational amplifiers. As compared to unity gain amplifier, the amplifier with gain 20 has
a. Less negative feedback
b. Greater negative feedback
c. Less bandwidth
d. None of the above
Answer: A & c
Solution: https://www.youtube.com/watch?v=qT0_HKGt8Q4


4. In the figure, the operational amplifier is ideal and its output can swing between – 15 and + 15 volts.

The input Vi, which is zero for t<0, is switched to 5 volts at the instant t = 0. Given that the output Vo is + 15 volts for t<0, sketch the waveforms of Vo and Vi. You must give the values of important parameters of the sketch.
Answer: Vo(t) = - 5t x 103 + 15
Solution: https://www.youtube.com/watch?v=Iidn5RkxWz0


5. In figure, the operational amplifier are ideal and their output can swing between – 15 and + 15 volts.

Answer:
Solution: https://www.youtube.com/watch?v=_kd8uRiv89s

GATE 1991 ECE Video Solutions on Digital Circuits (Digital Electronics)

1. Two dimensional addressing of 256 X 8 bit ROM using 8 to 1 selectors requires _______ (how many?) NAND gates.
Answer:2304
Solution: https://www.youtube.com/watch?v=6TdeOmgMTvs


2. The CMOS equivalent of the following nMOS gate (shown in figure) is ________ (Draw the circuit).

Answer:(A + BC)'
Solution: https://www.youtube.com/watch?v=9cSuZt-UrPo


3. A bit stored in a FAMOS device can be erased by ___________.
Answer:UV Light
Solution: https://www.youtube.com/watch?v=mwBl4KpMcLs


4. In the figure, the Boolean expression for the output in terms of inputs A, B and C when the clock CK is high, is given by ____________

Answer:(A + B)C
Solution: https://www.youtube.com/watch?v=cbPlHJk9zNA


5. The program given below is run on an 8085 based microcomputer system. Determine the contents of the registers: PC, SP, B, C, H, L after a halt instruction is executed.

Answer:
Solution:


6. The four variable function f is given in terms of min-terms as f(A, B, C, D) = ∑m(2,3,8,10,11,12,14,15). Using the K-map minimize the function in the sum of products form. Also, give the realization using only two input NAND gates.
Answer: f = AD' + AC + B'C and No.of NAND gates required = 6
Solution: https://www.youtube.com/watch?v=x_pBfG9g-8w


7. An S-R flip flop can be converted into a T flip flop by connecting ____ to Qbar and _____ to Q.
Answer: S to Qbar and R to Q
Solution: https://www.youtube.com/watch?v=sxSeKlxdxSc

GATE 1991 Electronic Devices (EDC) Video solutions

GATE 1991 Electronic Devices (EDC) Video solutions

1. A silicon sample is uniformly doped with 1016 phosphorous atoms/cm3 and 2 X 1016 boron atoms/cm3. If all the dopants are fully ionized, the material is ………..
Answer: P-type with 106 holes/cm3
Solution : https://www.youtube.com/watch?v=EiKqkoJSygU



2. An n-type silicon sample, having electron mobility µn twice the hole mobility µp, is subjected to a steady illumination such that the electron concentration doubles from its thermal equilibrium value, as a result, the conductivity of the sample increases by a factor of ………..
Answer:2

Solution : https://www.youtube.com/watch?v=zxbCiNPkQqY


3. The small signal capacitance of an abrupt P+N junction is 1 nF/cm2 at zero bias. If the built in voltage is 1 volt, the capacitance at a reverse bias voltage of 99 volts is equal to ……….

Answer: 0.1 nF/cm2
Solution : https://www.youtube.com/watch?v=OLLdXgXytOE



4. Referring to the circuit shown, the switch is in position 1 initially and steady state conditions exist from time t=0 to t=t0. The switch is suddenly thrown into position 2. The current I flowing through the 10K resistor as function of time from t=0 is ………. (Give the sketch showing the magnitudes of the current at t=0, t=t0 and t=∞)

Answer:
Solution : https://www.youtube.com/watch?v=DXWskHsBxT0


5. Discrete transistors T1 and T2 having maximum collector current rating of 0.75 Amp are connected in parallel as shown in figure. This combination is treated s a single transistor to carry a total current of 1 Amp, when biased with self bias circuit. When the circuit is switched ON, T1 draws 0.55 Amp and T2 draws 0.45 Amp. If the supply is kept on continuously, ultimately it is very likely that………….
a. T1 gets damaged and T2 will be safe
b. Both T1 and T2 get damaged
c. Both T1 and T2 will be safe
d. T2 gets damaged and T1 will be safe
Answer:A
Solution : https://www.youtube.com/watch?v=LsBoz7__O7o


6. The built in potential of the gate junction of an n-channel JFET is 0.5 volts. The drain current saturated at VDS = 5 volts when VGS = 0 volts. The pinch off voltage is …………..
Answer: 4 volts
Solution : https://www.youtube.com/watch?v=2BeXqVBR1kM


7. In the figure shown, all transistors are identical and have a high value of beta (β). The voltage VDC is equal to ……………
Answer: 5 volts
Solution : https://www.youtube.com/watch?v=Jal7yyjy9Dc

8. In the figure shown, the input Vi is a 100 Hz triangular wave having a peak to peak amplitude of 2 volts and an average value of zero volts. Given that the diode is ideal, the average value of the output voltage Vo is ……………..
Answer: 0 volts
Solution : https://www.youtube.com/watch?v=Kxx2qeYfk7E


9. In the figure shown, the n-channel MOSFETs are identical and their current voltage characteristics are given by the following expressions.
Find the current IDC as shown

Answer: 1 mA
Solution : https://www.youtube.com/watch?v=VPgDjeUybI4


10. The current in a forward biased P+N junction shown in figure (a) is entirely due to diffusion of holes from x = 0 to x = L. The injected hole concentration distribution in the n-region is linear as shown in figure (b), with P(0) = 1022 per cm3 and L = 10-3 cm. Determine
a. The current density in the diode, assuming that the diffusion coefficient of holes is 12 cm2/sec.
b. The velocity of holes in the n-region at x = 0.

Answer:  Jn = 19.2 x 106 A/cm2
υn = 12 x 103 cm/sec
 Solution : https://www.youtube.com/watch?v=fJJ5YtXBBnA


11. It is required to use a JFET of figure as linear resistor. The parameters of the JFET are as follows. W = 100 µm, L = 10 µm and a = 2.5 µm. The doping in the n-layer is ND = 1016 cm-3 and the electron mobility is 1500 cm2/V-sec. the depletion layer width of each junction due to the built in potential is 0.25 µm. The two P+ gate regions are connected together externally. The resistances of the regions outside the gate are negligible. Determine the minimum value of the linear resistor which can be realized using this JFET without forward biasing the gate junctions.

Answer:   RDSmin = 208.33 Ω
Solution : https://www.youtube.com/watch?v=wF6PSs84WuM

Post Your Feedback (or) Doubts here.......

Name

Email *

Message *